Serial No.: 10/510,406 Filed: April 1, 2005 Page: 2 of 12

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Previously presented) A packet switched communications system for

transmitting synchronous data from a source module to a terminating module over a network, the

network comprising plurality of modules interconnected via transmission links, each module the

network having a clock of nominal frequency that is not synchronized with the clocks of the

other module(s) in the network and having a single input and one or more outputs where all the

outputs of each module are phase locked to each other but are not synchronized with respect to

the input, means for determining an accumulated phase difference between an input clock and an

output clock of each module, means for transmitting the accumulated phase difference to the

terminating module, and means for utilizing the received accumulated phase difference

at the terminating module to lock an output clock at the terminating module to an input clock at

the source module.

2. (Original) A system as claimed in Claim 1 in which the accumulated phase

difference is transmitted at regular intervals in an ATM data cell.

3. (Previously presented) A system as claimed in Claim 1 in which the determining

means comprises a first counter for counting clock cycles of the input signal clock, a second

Serial No.: 10/510,406 Filed: April 1, 2005 Page: 3 of 12

counter for counting cycles of the output signal clock, and means for simultaneously reading the counts of the first and second counters.

- 4. (Original) A system as claimed in Claim 3 comprising a latch for storing the count of the counter counting the higher frequency clock, the count being clocked into the latch by an edge of the lower frequency clock.
- 5. (Previously presented) A system as claimed in Claim 3 in which the means for transmitting the phase difference comprises means for assembling an ATM cell containing the counts of the first and second counters.
- 6. (Previously presented) A method of recovering clock signals in a packet switched communications network, the network comprising a plurality of modules interconnected via transmission links, each module having a clock of nominal frequency that is not synchronized with the clocks of the other module(s), each module having a single input and one or more outputs, wherein all the outputs of each module are phase locked to each other but are not synchronized with the input, the method comprising the steps of:
 - a) determining the accumulated phase difference between an input clock and an output clock at each module,
 - b) transmitting the determined accumulated phase difference to a terminating module, and

Serial No.: 10/510,406 Filed : April 1, 2005

Page : 4 of 12

> c) utilizing the received accumulated phase difference at the terminating module to recover the clock at a source module of the network.

- 7. (Previously presented) A method as claimed in Claim 6 in which the network uses asynchronous transfer mode (ATM) and the accumulated phase difference is transmitted in an ATM cell.
- 8. (Previously presented) A method as claimed in Claim 6 in which step a) comprises the steps of:
 - d) applying the input clock of a module to a first counter within the module,
 - e) applying the output clock of the module to a second counter within the module,
 - f) reading the counts of the first and second counters simultaneously at given intervals.
- 9. (Original) A method as claimed in Claim 8 in which step d) comprises transmitting the counts read in step f).
- 10. (Previously presented) A method as claimed in Claim 8 in which the counters are read on a transition of the lower frequency clock.
- 11. (Previously presented) A system as claimed in Claim 2 in which the determining means comprises a first counter for counting clock cycles of the input signal clock, a second

Serial No.: 10/510,406 Filed: April 1, 2005

Page : 5 of 12

counter for counting cycles of the output signal clock, and means for simultaneously reading the

counts of the first and second counters.

12. (Previously presented) A system as claimed in Claim 11 comprising a latch for

storing the count of the counter counting the higher frequency clock, the count being clocked

into the latch by an edge of the lower frequency clock.

13. (Previously presented) A system as claimed in Claim 4 in which the means for

transmitting the phase difference comprises means for assembling an ATM cell containing the

counts of the first and second counters.

14. (Previously presented) A system as claimed in Claim 11 in which the means for

transmitting the phase difference comprises means for assembling an ATM cell containing the

counts of the first and second counters.

15. (Previously presented) A system as claimed in Claim 12 in which the means for

transmitting the phase difference comprises means for assembling an ATM cell containing the

counts of the first and second counters.

16. (Previously presented) A method as claimed in Claim 7 in which step a)

comprises the steps of:

Serial No.: 10/510,406 Filed: April 1, 2005 Page: 6 of 12

d) applying the input clock of a module to a first counter within the module,

- e) applying the output clock of the module to a second counter within the module,
- f) reading the counts of the first and second counters simultaneously at given intervals.
- 17. (Previously presented) A method as claimed in Claim 16 in which step d) comprises transmitting the counts read in step f).
- 18. (Previously presented) A method as claimed in Claim 9 in which the counters are read on a transition of the lower frequency clock.
- 19. (Previously presented) A method as claimed in Claim 16 in which the counters are read on a transition of the lower frequency clock.
- 20. (Previously presented) A method as claimed in Claim 17 in which the counters are read on a transition of the lower frequency clock.